Fpga altera jobs

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    3,073 fpga altera jobs found, pricing in INR

    You will develop the firmware for the hardware accelerator. You will use your own hardware accelerator to develop firmware for calculating image processing in parallel. You will mainly develop in C ++, but since there is a part that uses HDL for the accelerator part, it is necessary to understand the computer architecture. The accelerator has both GPU and FPGA functions, and is a system that can...

    ₹27931 (Avg Bid)
    ₹27931 Avg Bid
    2 bids
    NDI implementation on ARM 4 days left
    VERIFIED

    Implementing the NDI protocol on an MCU or FPGA specifically for audio purposes.A full SDK is available It's mainly implementation that can be done on a development board. SDK is available here [login to view URL] Ability to send and receive audio channels at various sample rates and TDM or I2S interface. The unit would have an Ethernet interface transporting the protocol and then connects ...

    ₹163265 (Avg Bid)
    ₹163265 Avg Bid
    19 bids

    This project is based on design and implementation of FMCW automotive radar system on Matlab Simulink and calculation of different parameter like speed ,distance and angle and converting signal processing block of radar system into HDL code and verifying the same scenario with same input. Later, optimization of generated HDL code and implementing HDL code into FPGA and verifying it with same inpu...

    ₹9236 (Avg Bid)
    ₹9236 Avg Bid
    2 bids

    Hi, I need some help with an initial detailed feasibility study on how to Port Micropython onto an open-source RISC V SoC ( i will send you the exact CPU implementation at a later stage) running on Arty A7 35T FPGA board and how much work is involved with a detailed task list and an estimated timescale. The projects end goal is to build RISC V porting with all the GPIO & peripherals working ...

    ₹9161 (Avg Bid)
    ₹9161 Avg Bid
    3 bids

    The project is based on designing of automotive radar system using Matlab Simulink block and to perform speed, distance, angle of azimuth and angle of elevation estimation and then performing high level synthesis to generate RTL code of design using Matlab HDL coder tool. Optimization of different parameters like speed and distance using HLS directives of generated HDL code . Implementation and ve...

    ₹11470 (Avg Bid)
    ₹11470 Avg Bid
    3 bids

    The project I’m working on is called Dust Detection on Reed Switch Images. The project is implemented on the Zynq device on a custom FPGA development board. The first half of the algorithm is implemented on the PL side (using Vivado HLS and IDE) and the second half of the project is to be implemented on the PS side of the Zynq device (using Xilinx SDK). The steps that are to be implemen...

    ₹521 / hr (Avg Bid)
    ₹521 / hr Avg Bid
    3 bids

    Hello How are you? I have python code for drawing similar to cyclone. I need FPGA code that can draw exactly the same thing. Desired image and python file is attached. Who can help me. Please place "Cyclone" on your header of bid. Thanks

    ₹2979 - ₹3724
    Sealed
    ₹2979 - ₹3724
    8 bids

    I'm looking for an RF engineer to design a high performance RF receiver. The end product will be a commercially available radar detector, able to warn drivers of upcoming speed traps. Competitive advantage will be tied into the electrical performance, so it must be able to outperform all products on the market. The objective of this to produce an approach that meets all performance requirem...

    ₹15194 (Avg Bid)
    ₹15194 Avg Bid
    10 bids

    I need to help to design Arbiter PUF and Ring Oscillator PUF and implement it in FPGA and writing in Verilog HDL then writing MATLAB code to simulate The PUFs and get results

    ₹10725 (Avg Bid)
    ₹10725 Avg Bid
    5 bids

    • All the coursework has to be done in VHDL. Coursework handed in using another language will be marked as zero. • Coursework must be typeset. • Never use screenshots or photograph of code in your coursework. Typeset code within your coursework report using a monospace font (e.g. courier new). • Never use photographs of waveforms in your coursework. Use a proper screen capture ...

    ₹11545 (Avg Bid)
    ₹11545 Avg Bid
    13 bids

    I need some one very good in vhdl,fpga and CAO for a project

    ₹5214 (Avg Bid)
    ₹5214 Avg Bid
    8 bids

    FPGA Application Project, guidance on PL to PS communication logic.

    ₹48786 (Avg Bid)
    ₹48786 Avg Bid
    5 bids

    I would like to start this project by having a long tutoring sessions in SoC FPGA with DNN knowledge to implement the algorithm and optimize them. Basically, you should have been working with Xilinx board SoC FPGA, accelerator design, coding in HLS, Vitis. Being able to build ANN like CNN, LSTM, RNN, GANs, with Pytorch or Tensorflow and optimize them using deep compression, pruning, and quantizati...

    ₹1415 / hr (Avg Bid)
    ₹1415 / hr Avg Bid
    5 bids

    Design and implementation of PUF in FPGA and simulate in MATLAB

    ₹10353 (Avg Bid)
    ₹10353 Avg Bid
    7 bids

    Hi, I hope you are well. I need to replicate the project available here: [login to view URL] on the ZCU102 board. Note that all files are available, and I will provide the ZCU102 constraints. The goal is to have it running using the OpenOCD. Please message me for more information.

    ₹31655 (Avg Bid)
    ₹31655 Avg Bid
    11 bids

    The project is based on designing of automotive radar system using matlab simulink block and to perform speed, distance, angle of azimuth and angle of elevation estimatioin and then performing high level synthesis to generate RTL code of design using Matlab HDL coder [login to view URL] of different parameters like speed and distance using HLS directives of generated HDL code . Implementation an...

    ₹34932 (Avg Bid)
    ₹34932 Avg Bid
    4 bids

    Hi Duc D., I was wondering if you could help me with the following project https://www.fr.freelancer.com/projects/fpga/system-verilog-alarm-clock-lite/?ngsw-bypass=&w=f

    ₹7448 (Avg Bid)
    ₹7448 Avg Bid
    1 bids

    I am looking for a programmer expert in VHDL and FPGA programming. I have the code for the integration of OVG760 camera with the microcontroller (BASYS 3) and I also have the UART code(Serial Data transmission). I need someone to help me integrate both codes so that I can take a picture from OVG760 camera and using UART transfer it to PC. Budget will be discussed later

    ₹2979 (Avg Bid)
    ₹2979 Avg Bid
    4 bids

    Need a design on FPGA for identifying the cordinate of a object moving on a conveyor and send the data via serial port using vision camera

    ₹11172 (Avg Bid)
    ₹11172 Avg Bid
    2 bids

    https://www.fr.freelancer.com/projects/fpga/system-verilog-alarm-clock-lite/?ngsw-bypass=&w=f Hello , can I aask you for help with this project?

    ₹7448 (Avg Bid)
    ₹7448 Avg Bid
    1 bids

    We are a US based robotics company who are designing an AI project that will be based on the Xilinx Kria SOM. We are looking for assistance in the development of firmware / software. Experience with Ultrascale FPGA families and associated tools (Vivado, Vitis, Petalinux) needed.

    ₹3426 / hr (Avg Bid)
    ₹3426 / hr Avg Bid
    13 bids

    I need to design a digital watch circuit using Verilog/VHDL.: A BCP for FPGA(IC), the schematic of the clock, Verilog/VHDL code, and a report about them

    ₹15865 (Avg Bid)
    ₹15865 Avg Bid
    7 bids

    prepare a I2C module for Altera FPGA

    ₹12141 (Avg Bid)
    ₹12141 Avg Bid
    14 bids

    Alarm clock for a DE10-Lite for listed specs.

    ₹4097 (Avg Bid)
    ₹4097 Avg Bid
    2 bids

    I'm looking for a FPGA / Firmware engineer who has rich experience in FPGA and VHDL/verilog programming. The board is a Zedboard (Z7020) connecting to the RF front-end (MAX2771 EK). The project consists of -) Creating in baremetal application a Vivado pipeline (2019.1) to collect RF data from the MAX2771 to be transferred to the FPGA side of the Zynq SoC -) Optimise our code for GPS posi...

    ₹106957 (Avg Bid)
    ₹106957 Avg Bid
    11 bids

    FIR filter has a number of useful properties compared to an IIR filter i.e. inherently stable, no feedback require, designed to be linear [login to view URL] Impulse response (FIR) with low cost and high performance and its its implementation using various algorithm may be extended for observation of an elaborate analysis about hardware implementations of FIR filters using different algorithm i.e....

    ₹34411 (Avg Bid)
    ₹34411 Avg Bid
    5 bids

    Design Specifications for the Alarm Clock ▪ Time should be displayed on the 6-digits of the 7-segment display (HHMMSS). o The left two digits will be the hour, middle two digits will display the minutes and the right two digits will display the seconds. (the period is not wired up in the DE0-CV board) o Hours will be displayed in “military time” (meaning 00 through 23). o Whenever the ...

    ₹17950 (Avg Bid)
    ₹17950 Avg Bid
    3 bids

    Hi Duc D., I noticed your profile and I saw that you had written an alarm clock program for an DE10-Lite FPGA in verilog. If you still have a copy of the code I would like to purchase it from you.

    ₹3724 (Avg Bid)
    ₹3724 Avg Bid
    1 bids

    Development of existing VHDL design in Quartus, targeting a Cyclone IV chip. It has a functioning PCIe interface. The design takes 12 channels of 10MHz ADC data from optical detectors. There is a need for additional pulse analysis functionality and to address a bug in an output derived from a combination of the 12 data channels.

    ₹2830 / hr (Avg Bid)
    ₹2830 / hr Avg Bid
    12 bids

    I need some one write veriloge code for pan tompkins algorithm to detect ECG QRS, Bpm , Heart rate , contact ECG sensor with FPGA zybo

    ₹1490 (Avg Bid)
    ₹1490 Avg Bid
    3 bids

    I look forward to moving our work over onto the freelancer platform. I will send design requirements.

    ₹4841 / hr (Avg Bid)
    ₹4841 / hr Avg Bid
    1 bids

    Need to implement different logics using primitives like IDELAYE3 / ODELAYE3 primitives to calculate delays accurately with few PS resolution.

    ₹22047 (Avg Bid)
    ₹22047 Avg Bid
    5 bids

    Hi, i have this coding about image processing using verilog that i took from here [login to view URL] but i have a problem trying to make it synthesizable. Can you help me with that?

    ₹3948 (Avg Bid)
    ₹3948 Avg Bid
    8 bids

    Hello, I have an accelerometer (I2C) and I want to read it and print the output on the terminal through UART. The code must be written in Verilog or SystemVerilog targeting Xilinx FPGAs. It will be tested in a Digilent Cmod A7. Design: I2C Master <-> FSM <-> UART

    ₹12513 (Avg Bid)
    ₹12513 Avg Bid
    6 bids

    I need someone who can Implement optimized bitsteam for both card types cvp13 as well as bcu1525 .As well as DNA locked pc [login to view URL] file. It should be a Bitsteam and miner application for both cvp13 and bcu1525. Kawpow algorithm minimum hashrate of 400mh for bcu and 650 for cvp I pay you 250 € after successful test From my experience guys are taking a pc miner version that exist...

    ₹15418 (Avg Bid)
    ₹15418 Avg Bid
    3 bids

    Anyone interest in building FPGA to mine bitcoin or other type of crypto currencies.

    ₹40667 (Avg Bid)
    ₹40667 Avg Bid
    5 bids

    The LimeSDR-USB allows to either transmit signals at once or schedule them. In all cases the samples must be passed from the host to the device at each call, which can take time due to the USB speed and latency. We would like to be able to just tell the device to transmit a specific type of signal, either at once or at a specific timestamp, without passing the samples each time. The different sig...

    ₹226724 (Avg Bid)
    ₹226724 Avg Bid
    9 bids

    Job Description :- We are a group building high performance configurable ASIC IPs that can fit inside a variety of products ranging from low power IoT ASICs to good performance Desktop/Server ASICs. The work centers around some of the advanced areas of chip design such as Cache Coherency, Virtual Channels and traffic performances, Pipelining for high-speed data and control logic, Clock-gating ...

    ₹39476 (Avg Bid)
    ₹39476 Avg Bid
    10 bids

    Xilinx SOC expert is required for a line of projects focusing on AI as a service, where we will build a SOC based server accessible from the cloud. The ideal candidate needs to be experienced with VIVADO, VITIS, HLS, and OpenCL. The ideal candidate must be an AXI4 expert and has real life experience with HLS, we will not teach anybody what's HLS and how he is supposed to use it, so please onl...

    ₹41785 (Avg Bid)
    ₹41785 Avg Bid
    5 bids

    Practical FPGA Design and Interfacing Structure of exam: Programming using Quartus Prime Software : Quartus Prime 18.1 Language: Verilog HDL

    ₹9310 (Avg Bid)
    ₹9310 Avg Bid
    7 bids

    Subject:Practical FPGA Design and Interfacing Topic cover : State machine Structure: Programming using Quartus Prime

    ₹8938 (Avg Bid)
    ₹8938 Avg Bid
    7 bids
    ₹1713 Avg Bid
    1 bids

    Verilog simple calculator using FPGA with 4x4 keypad and 7 segment display

    ₹8193 (Avg Bid)
    ₹8193 Avg Bid
    8 bids

    We need a engineer to help make fpga design for carrier board,if you have experience to do this job,then please contact me,thanks.

    ₹12215 (Avg Bid)
    ₹12215 Avg Bid
    5 bids

    Expert in FPGA-Xilinc ARTY A7-100 T and RISC-V for correcting a design model.

    ₹3724 (Avg Bid)
    ₹3724 Avg Bid
    2 bids

    Expert trainer in FPGA-Xilinc ARTY A7-100 T and RISC-V for 5 hours in supporting a design model. Per hour $2 to $5.

    ₹745 - ₹2234
    ₹745 - ₹2234
    0 bids

    To design convolutional neural network with various techniques (simple loops, with hardware loops, with loop unrolling and the combination of hardware loops and loop unrolling) using python, to convert the python code to verilog HDL and implement it using fpga.

    ₹16866 (Avg Bid)
    ₹16866 Avg Bid
    4 bids

    need to build a basic football game on FPGA and Xilinx. left side of the screen will be goal of one of the player and right side the other. Need to set 2 button. One of them for one player and one of them for other. In the middle there will be number 1 and it goes left and then to right. When it goes to left and player press the button, that number 1 will go right side. Therefore, players will be ...

    ₹6480 (Avg Bid)
    ₹6480 Avg Bid
    4 bids

    Simscape Simulation, GUI, Matlab Basically it is about linear actuator and I am using stepper motor (Complete: 10 June 2021 (Malaysian Time 12pm) (When Start Give Progress Everyday) (Make sure no copy paste codes or anything from any internet sources) Watch this youtube video basically it like this but I am using component in my proposal [login to view URL] This project basically like CNC mac...

    ₹14450 (Avg Bid)
    ₹14450 Avg Bid
    12 bids

    Simscape Simulation, GUI, Matlab Basically it is about linear actuator and I am using stepper motor (Complete: 10 June 2021 (Malaysian Time 12pm) (When Start Give Progress Everyday) (Make sure no copy paste codes or anything from any internet sources) Watch this youtube video basically it like this but I am using component in my proposal [login to view URL] This project basically like CNC mac...

    ₹9534 (Avg Bid)
    ₹9534 Avg Bid
    6 bids