Freelance asic vlsi fpga verilog vhdl jobs

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    4,574 freelance asic vlsi fpga verilog vhdl jobs found, pricing in INR

    For the ASIC Giant. 3D character ready to animate using Zbrush, Substance Painter and Maya. Texture maps done into Maya files.

    ₹8126 (Avg Bid)
    ₹8126 Avg Bid
    1 bids

    Develope script in XILINX ISE FPGA using nexys 4 ddr card Language VHDL For calculator

    ₹3164 (Avg Bid)
    ₹3164 Avg Bid
    4 bids

    Need to update VHDL and C-Code for change the communication from PCI-e to USB. The target is a Xilinx FPGA

    ₹45088 (Avg Bid)
    ₹45088 Avg Bid
    9 bids

    We are Hiring Good Programmer in FPGA, GPU, CUDA, MATLAB for our Company. (Removed by Freelancer.com Admin)

    ₹24951 (Avg Bid)
    ₹24951 Avg Bid
    6 bids

    The project is described in the uploaded file, however one can alter the project as long as keeping the equipments and the goal of the project intact

    ₹7695 (Avg Bid)
    ₹7695 Avg Bid
    5 bids

    Complete a design that includes most of the elements to be used in the CPU

    ₹8486 (Avg Bid)
    ₹8486 Avg Bid
    9 bids

    Hello i have a code of piano synthesizer using VHDL (vivado) and i want to understand it and fix it ... can you help me ?

    ₹863 / hr (Avg Bid)
    ₹863 / hr Avg Bid
    1 bids
    Verilog code 2 days left

    Please do what is in the paper and hand me the code, testing waveforms and synthesized diagrams

    ₹7335 (Avg Bid)
    ₹7335 Avg Bid
    5 bids

    ...ability to extract and critically evaluate data for an unfamiliar digital design problem.‎ • The application of appropriate design methods to the VHDL design.‎ • The selection appropriate analysis tools, VHDL model abstraction levels and simulation test vectors.‎ • Ability to implement your design solution on a commercially available digital Computer

    ₹3955 (Avg Bid)
    ₹3955 Avg Bid
    7 bids

    ...be 3 different block RAMs, or 2 block RAMs and “LUTRAM” created by using a logic block as RAM). Your CAD tool should attempt to find a solution that minimizes the area of the FPGA needed to fit each benchmark circuit....

    ₹1488 - ₹12402
    ₹1488 - ₹12402
    0 bids

    ...be 3 different block RAMs, or 2 block RAMs and “LUTRAM” created by using a logic block as RAM). Your CAD tool should attempt to find a solution that minimizes the area of the FPGA needed to fit each benchmark circuit....

    ₹35650 (Avg Bid)
    ₹35650 Avg Bid
    2 bids

    I need someone to write verilog code and also test .do files for a maze game. The program should output to vga. The rules of the game are simple. You start at a point and have to figure out how to get to the exit just like an actual maze. However, there is a monster chasing you and if he catches you, you are dead. The player's movement should not be

    ₹12513 (Avg Bid)
    ₹12513 Avg Bid
    4 bids

    A calculator has to bee designed using System Verilog. It includes designing ALU, memory and system controller.

    ₹10427 (Avg Bid)
    ₹10427 Avg Bid
    2 bids

    I need someone to write verilog code and also test .do files for a simplified board game. The program should output to vga. the game is quite simple ;2 players roll dice and move x amount of squares according to the number rolled. first to the end of the board wins. We can discuss the details. The vga display should be very simple and custom made --

    ₹11135 (Avg Bid)
    ₹11135 Avg Bid
    2 bids

    Code needs to be ported from Matlab to Verilog

    ₹8557 (Avg Bid)
    ₹8557 Avg Bid
    5 bids

    I need an FPGA selected and hardware design created for decoding of an MPEG-Transport Stream parallel interface from a DVB-T demodulator. The FPGA needs to decode the transport stream and extract the video data as well as any other data contained in the Transport stream, the FPGA must then extract a selected individual pixel, and its colours are extracted

    ₹65871 (Avg Bid)
    ₹65871 Avg Bid
    11 bids

    ...you can modify that but I need the code running on FPGA board after I download it to it. Description: You have to create the VHDL model for the 4-bit multiplier. You must also synthesize the VHDL model, download to FPGA and test your multiplier on the FPGA board. Use a push button on the DE10-Lite FPGA to provide the clk input to the multiplier. The

    ₹2948 (Avg Bid)
    ₹2948 Avg Bid
    12 bids

    You have to build an address block using VHDL

    ₹3452 (Avg Bid)
    ₹3452 Avg Bid
    5 bids

    This is a multi-part project for the Lattice MACHXO2-4000 LOGIC IC.

    ₹1510 / hr (Avg Bid)
    ₹1510 / hr Avg Bid
    4 bids

    Looking for a developer to interface high speed TI DAC with virtex 7 FPGA. I am having DAC34H84 DAC and VC707 kit- and want to interface the same DAC with VC707 Hardware that i have is DAC34H84 and VC707

    ₹3020 / hr (Avg Bid)
    ₹3020 / hr Avg Bid
    10 bids

    - schematic capturing; - PCB lay-outing; - production files generation, prototype bringing-up and troubleshoo...experience: mixed circuitry hardware design, digital interfaces: USB, ADC (120MHz), analog circuitry: impedance matching, ADC, frequencies up to 100MHz, clocking and sync schemes, FPGA/MCU and peripherals. Job Type: Contract Location: GTA

    ₹1942 / hr (Avg Bid)
    ₹1942 / hr Avg Bid
    16 bids

    Verilog Task with Vivado and Quartus 2. Should be familiar with schematic design in Altera Quartus 2.

    ₹2733 (Avg Bid)
    ₹2733 Avg Bid
    5 bids

    hello, I have this project where I need to read from files and print the output in one file. I provided a very similar code , that can be modify and Matlab code to generate input files.

    ₹5465 (Avg Bid)
    ₹5465 Avg Bid
    4 bids

    To stimulate a project-based evaluation approach using VHDL and write a report. More information is contained in the file. Projects need to be written in VHDL and run a simulation for the program using a board. I will need the VHDL code and simulation for the timing diagram.

    ₹2805 (Avg Bid)
    ₹2805 Avg Bid
    3 bids

    I have 1864 technical words. I want to remove the Plagiarism of this work. Current Plagiarism is 82%. I want plagiarism <20%. I have checked plagiarism at turnitin software. I will check final work plagiarism also at turnitin software. Please the bid only those candidates who can work in my given budget. My budget is 200 (INR) for this work. I attached the same file in the attachments.

    ₹288 / hr (Avg Bid)
    ₹288 / hr Avg Bid
    17 bids

    I created this project and fini...created this project and finished the entire code ,but for some reason it is not giving me the correct outputs.I would like help to fix the issue by editing my code. using VHDL in vivado I was able to create successful circular cordic. but when I made my AXI full and run it in SDK, it did not give me the right answer

    ₹2085 (Avg Bid)
    ₹2085 Avg Bid
    7 bids

    A task compromising of Counter, clock divider, clock enable (CE), and seven-segment display using VHDL and Xinlinx Vivado. Further details will be provided. Deadline 3 days.

    ₹2301 (Avg Bid)
    ₹2301 Avg Bid
    2 bids

    A simple boundary extraction project that involves eroding a binary image using morphological structuring element, and subtracting the outcome from the binary image to get boundaries.

    ₹15389 (Avg Bid)
    ₹15389 Avg Bid
    10 bids

    We are a Signal processing Company, we are looking for designing a Board which can take 2 Channels of 70 MHz Input, 2 Channels of Baseband Signal 10 MHz BW, ... 2 Channels of Baseband Signal 10 MHz BW, 2 Digital TTL Channels with 10 MHz Rate and Ethernet Port for data transfer. All the Inputs and Outputs have to be connected to an FPGA processor Zync.

    ₹240040 (Avg Bid)
    ₹240040 Avg Bid
    10 bids

    We are looking for one freelancer to develop FPGA software for best mining algo using Xilinx FPGA VCU1525 card. You will have to program an FPGA card that I will provide, to work for crypto mining. Is necessary also customize mining software that works under Windows to by able to works with the FPGA. Software must have to be perfectly optimized.

    ₹325759 (Avg Bid)
    ₹325759 Avg Bid
    11 bids

    ...also found in attached files * * Hardware used: DE10-Lite kit with MAX10 10M50DAF484C7G FPGA * ____________ Final Products: ____________ -A software-level block diagram showing the connections between the System Verilog modules described in pdf -System Verilog implementations of the modules described in pdf. -Valid hardware output. Final Note:

    ₹2157 (Avg Bid)
    ₹2157 Avg Bid
    1 bids

    We are looking to take the attached sketches and make them into a clear power point presentation. The deck needs to be simple and clean...1: Cover with our logo Slide 2: Timelines/milestones slide 3: Our "All On" Approach Slide 4: Seoul Semiconductors Approach Slide 5: Two Variants Slide 6: NEXT GEN DESIGN WITH ASIC CHIP Slide 7: Final Concept Graphic

    ₹7477 (Avg Bid)
    ₹7477 Avg Bid
    43 bids

    1) Design a Finite State Machine (FSM) using Verilog to control the taillights of a 1965 Ford Thunderbird. 2) Implement your design on FPGA

    ₹11793 (Avg Bid)
    ₹11793 Avg Bid
    3 bids

    Hi ! I currently need pcb layout engineer to upgrade my personal fpga board. It previously used Spartan 3E FPGA PQFP (PQ208/PQG208) package using the power voltage of 3.3v, 2.5v, 1.2v ... I'd like to have it replaced by an Artix fpga (FG484/FGG484 Fine-Pitch BGA package), henceforth using the lower voltages of 3.3v, 1.8v, 1.0v The voltage regulators

    ₹18841 (Avg Bid)
    ₹18841 Avg Bid
    30 bids

    I would like to port Nueral network for image identification on PYNQ FPGA

    ₹38329 (Avg Bid)
    ₹38329 Avg Bid
    14 bids

    ALU Design as per instructions in Verilog Task . Simulation done using Icarus VERILOG

    ₹1582 (Avg Bid)
    ₹1582 Avg Bid
    11 bids

    ...ability to extract and critically evaluate data for an unfamiliar digital design problem.  The application of appropriate design methods to the VHDL design.  The selection appropriate analysis tools, VHDL model abstraction levels and simulation test vectors.  Ability to implement your design solution on a commercially available digital Computer Aided

    ₹5321 (Avg Bid)
    ₹5321 Avg Bid
    5 bids

    am a master student, studying embbeded microelectronic and wireless systems, i need a vhdl code for dual_4_1 multiplexer, for structure, behaviour and dataflow if possiblr. thank you

    ₹1510 (Avg Bid)
    ₹1510 Avg Bid
    15 bids

    more details will be given in the chat and it more of writing article on this, if you cant write article on this please dont place your bid

    ₹1438 (Avg Bid)
    ₹1438 Avg Bid
    4 bids

    The goal is to design a game on Xilinx FPGA. More details on chat. The deadline will be 3 days. Only serious bidders who can complete in 3 days should bid. No Excuses. Time wasters avoid bidding, please.

    ₹8629 (Avg Bid)
    ₹8629 Avg Bid
    3 bids

    Cryptocurrency Mining Application in C or C++ We are seeking a senior engineer/architect with experience working with cryptocurrency mining sys...engineer/architect with experience working with cryptocurrency mining systems to provide technical consultation and to implement (or guide implementation) of a mining application for an FPGA via MicroBlaze.

    ₹14454 (Avg Bid)
    ₹14454 Avg Bid
    4 bids

    Trading application I ha...trading to NZ Retail clients. This broker has advised that to be able to continue trading CFDs through their platform I need to become a wholesale client of NZ and trade under ASIC Regulaton if eligible. I require advice regarding this and potentially a sign/seal from a lawyer on some paperwork - as requested by the broker.

    ₹6688 (Avg Bid)
    ₹6688 Avg Bid
    2 bids

    FPGA, Embedded system writing and classification.

    ₹1870 (Avg Bid)
    ₹1870 Avg Bid
    10 bids

    I need someone to create video tutorials for VLSI design from basics to advanced concepts. Advanced Digital Design Concepts CMOS Logic fundamentals RTL Design with Verilog HDL's ASIC Design Systhesis Concepts ASIC Design Stratagies Static Timing Analysis Low power design implementation Design and power Constraints Perl/Shell Scripting EDA tools usage

    ₹34517 (Avg Bid)
    ₹34517 Avg Bid
    7 bids

    Need someone who has the tools and/or ability to convert a relatively simple verilog (.v) file to liberty timing (.lib) format, and who can verify the resulting .lib file. If successful and painless, there will be more such projects.

    ₹4315 (Avg Bid)
    ₹4315 Avg Bid
    3 bids

    This is a vhdl and C++ project. requires knowledge of both VHDL and C++

    ₹1438 / hr (Avg Bid)
    ₹1438 / hr Avg Bid
    14 bids

    It is required to implement the lyra2z cryptographic algorithm on the FPGA. Series FPGA Ultrascale Kintex language Verilog. [login to view URL]

    ₹46671 (Avg Bid)
    ₹46671 Avg Bid
    9 bids

    Hey, I need help with Verilog / Vivado FPGA project. I'll send you details.

    ₹1798 (Avg Bid)
    ₹1798 Avg Bid
    14 bids

    Hi Ahmed M., I noticed your profile and would like to offer you my project. We can discuss any details over chat. It's about a Basys 3 FPGA control of an LCD, LED of the boards, a encoder and a ultrasonic sensor. please let me know if you can finish it in less than 2 days and in budget and we can discuss it

    ₹5034 (Avg Bid)
    ₹5034 Avg Bid
    1 bids