Perl convert verilog vhdl jobs

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    10,025 perl convert verilog vhdl jobs found, pricing in INR

    I need integrate amazon pay in my websites. my website is in perl language

    ₹9821 (Avg Bid)
    ₹9821 Avg Bid
    5 bids

    i need to integrate amazon pay to my website perl script expert needed

    ₹12596 (Avg Bid)
    ₹12596 Avg Bid
    2 bids

    ...Evaluating its speed, throughput, area, power consumption, and energy efficiency and comparing the results to Grain-128 and Trivium. I am looking for a candidate expert on VHDL/Verilog and with a Virtex-5 board to work on ISE 14.7. We will use ModelSim and Xilinx ISE tools in this project. The deliverables will be: a. code b. testbenches c. measurements

    ₹14047 (Avg Bid)
    ₹14047 Avg Bid
    2 bids

    need a automation expert in python shell and perl

    ₹3416 (Avg Bid)
    ₹3416 Avg Bid
    8 bids

    Bug-fix Mining App and FPGA-VHDL Project. You have to fix the mining App what is written in C and running on a Linux server. And fix on the FPGA side the PLL and add multicores.

    ₹39496 (Avg Bid)
    ₹39496 Avg Bid
    7 bids

    need to migrate the Sybase connection,library and SQL to PostgreSQL using perl script

    ₹2348 (Avg Bid)
    ₹2348 Avg Bid
    4 bids

    I would like to implement a calculator which takes inputs from the ps2 keyboard and displays them on 7 segment.

    ₹4128 (Avg Bid)
    ₹4128 Avg Bid
    5 bids

    Looking for R language or perl language experts it will take hardly 15min

    ₹1806 (Avg Bid)
    ₹1806 Avg Bid
    4 bids

    We have an extensive amount of Perl code running a portion of our online platform (we refer to this portion as the Engine) -- and we need to find a Perl expert who can quickly learn our existing Perl code base and then make several improvements. This particular project is for the first two improvements only (numbered list below), but we have a significant

    ₹38215 (Avg Bid)
    NDA
    ₹38215 Avg Bid
    15 bids

    longpoll Perl script to register user name , country , province , city , client id , phone number , subscription and program enrolled on telegram bot. if user re-register to the bot, script should take it as profile update. script will delete the user info if user want to unsubscribe from the list. script will trigger with bot start and give option

    ₹10888 (Avg Bid)
    ₹10888 Avg Bid
    6 bids

    1. Script will be long polling every one hour during 24 hours and change this duration to 15 mins between the hours set by time variable t1 and t2. Eg : t1=0500 t2= 0730. Or t1= 1330 t2=1600 . 2. In a folder location set by variable “folderpath” , When script finds a file set by variable “completionfile” , parse this file and assign values to elements of array...

    ₹10746 (Avg Bid)
    ₹10746 Avg Bid
    10 bids

    Tutor/Mentor Required(Online): -- Good knowledge of Embedded c/c++ and VHDL -- Good Experience with Renesas Microcontrollers and e2 Studio

    ₹498 / hr (Avg Bid)
    ₹498 / hr Avg Bid
    9 bids

    Muktiplexer of 2 to 1 in vhdl using tje software xillinix

    ₹1423 (Avg Bid)
    ₹1423 Avg Bid
    3 bids

    more details will be given in the chat only serious expert and my maximum budget for this task is $100

    ₹3985 (Avg Bid)
    ₹3985 Avg Bid
    24 bids

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    ₹73513 (Avg Bid)
    ₹73513 Avg Bid
    4 bids

    I need my program F5 to be debugged urgently

    ₹1708 / hr (Avg Bid)
    ₹1708 / hr Avg Bid
    2 bids

    We've forked the Mojo-Poker Open source project and need to add a few extra gameplay features to the client. Our server will be communicating with another backend (that handles user profiles) so some of the work will be simple and involve calling APIs to that backend (receiving some variables and sending some variables; JSON) Other items will be the addition of functionality into the existin...

    ₹30885 (Avg Bid)
    ₹30885 Avg Bid
    11 bids

    The task is to develop the implementation of the keccak256 algorithm for FPGA XILINX xcku035-1ffva1156c. Verilog / VHDL development language (Xilinx Vivado Design Suite) Functional check on any available board. Requirements for implementation: 1. The algorithm should work in accordance with [login to view URL]; a. The source can

    ₹44478 (Avg Bid)
    ₹44478 Avg Bid
    3 bids

    Hi somebody needed for find fpga (verilog-vhdl) remote projects I paid 20% commission for each project

    ₹32878 (Avg Bid)
    ₹32878 Avg Bid
    10 bids

    need report on vhdl of 4 bit alu

    ₹6974 (Avg Bid)
    ₹6974 Avg Bid
    23 bids

    Hi,eveyone.I need a signal processing coding for my work using altra quartus II and VHDL.

    ₹6689 (Avg Bid)
    NDA
    ₹6689 Avg Bid
    7 bids

    I need the matlab developer and verilog developer

    ₹44478 (Avg Bid)
    ₹44478 Avg Bid
    17 bids

    Implementation of 4 bit alu in VHDL using the software Xillinix ISE I Need report on circuits diagrams, truth table, and simulations results the structure report should go by 1-introduction 2-block diagram 3-Technical Words 4-Implementations 5-Results 6-Conclusion

    ₹9981 (Avg Bid)
    ₹9981 Avg Bid
    6 bids

    perl script that can connect to a pop. server with login and password to send html formatted emails with the minimum of modules

    ₹10436 (Avg Bid)
    ₹10436 Avg Bid
    7 bids

    If You are not familiar with XVideo Sharing (XVS) Script please dont bid. Every detail will be explained in chat. I put the price as lower as possible, but You can ask for higher price after You understand the details.

    ₹1067 (Avg Bid)
    ₹1067 Avg Bid
    1 bids

    Good knowledge in SNMP required, NET SNMP for using and deploying the SNMP protocol (v1, v2c and v3 and the AgentX subagent protocol),Applications, snmpget , snmpwalk etc

    ₹1921 (Avg Bid)
    ₹1921 Avg Bid
    6 bids

    I have a perl script that goes out to 4 urls and scrapes market index data. The problem is it does not consistently return data. Not sure if it is because it times out on the server or what is causing the data to not be found. I did not write the script. I need someone to debug and fix it.

    ₹9038 (Avg Bid)
    ₹9038 Avg Bid
    7 bids

    Hi! my friend did for me a [login to view URL] adapting a file founded in GitHub for Instagram scrabbing. Actually it works very well but I have some problem in few accounts, probably is a simple error in format with post that has more than 10.000 likes. I need to solve that Thanks Mirco

    ₹1850 (Avg Bid)
    ₹1850 Avg Bid
    5 bids

    verilog code for radix-4 16 point fft

    ₹1067 (Avg Bid)
    ₹1067 Avg Bid
    8 bids

    I want a VHDL code to achieve a N point FFT

    ₹9821 (Avg Bid)
    ₹9821 Avg Bid
    16 bids

    i want a verilog coding regarding radix-4 16 point FFT. so i need expert help.

    ₹1139 (Avg Bid)
    ₹1139 Avg Bid
    4 bids
    Trophy icon Explanation of VHDL code Ended

    I have a VHDL code.. I need someone to explain that code in detail to me.. what stuff it is doing on board..

    ₹712 (Avg Bid)
    Guaranteed
    ₹712
    0 entries

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    ₹843581 (Avg Bid)
    ₹843581 Avg Bid
    2 bids

    Hi Ahmed M., Write VHDL code for frequency comparison on threshold base after the FFT_64 block in my code, the threshold will be defined by user through VIO or uart. The results should be verified on ILA in Hz. Also comment every line of code.

    ₹3558 / hr (Avg Bid)
    ₹3558 / hr Avg Bid
    1 bids

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    ₹739112 (Avg Bid)
    ₹739112 Avg Bid
    1 bids

    I made a code using Perl. The code checks a list of ips:port in a text file line by line for open relay connection. I want the programme running very fast check each line with new thread and not waiting for it to finish before start for another line. See screenshot attached.

    ₹2562 (Avg Bid)
    ₹2562 Avg Bid
    4 bids

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    ₹63603 - ₹64125
    ₹63603 - ₹64125
    0 bids

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    ₹62750 - ₹62802
    ₹62750 - ₹62802
    0 bids

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    ₹62905 - ₹62905
    ₹62905 - ₹62905
    0 bids

    Initial Milestone : Write VHDL code for frequency comparison on threshold base after the FFT_64 block in my code, the threshold will be defined by user through VIO or uart. The results should be verif on ILA

    ₹12454 (Avg Bid)
    ₹12454 Avg Bid
    1 bids

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    ₹63763 (Avg Bid)
    ₹63763 Avg Bid
    3 bids

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    ₹52342 - ₹62810
    ₹52342 - ₹62810
    0 bids

    Hi Ahmed M., I noticed your profile and would like to offer you my project. We can discuss any details over chat. I'm a friend of Alessandro that contact you for a mini ...Ahmed M., I noticed your profile and would like to offer you my project. We can discuss any details over chat. I'm a friend of Alessandro that contact you for a mini project of VHDL

    ₹4058 (Avg Bid)
    ₹4058 Avg Bid
    1 bids

    Following script should be modified to do the following: [login to view URL] - GET MX DNS entries for given recipient=... domain - check which hosts are up and test, if up hosts, support STARTTLS - if one out of all up hosts, support TLS, exit on first hit and return OK - exit when last host has been checked and non support TLS and return FAIL. - record status for given domain for pre-defined ti...

    ₹9877 (Avg Bid)
    ₹9877 Avg Bid
    2 bids

    I need a Perl CGI script that uses the WebScripter CPAN module with the associated JavaScript plugin that can scrape two specific data strings from the JavaScript-rendered content of web pages of a particular format. The process involves programmatically simulating three clicks on onscreen JavaScript elements in order to get to both of the needed output

    ₹11030 (Avg Bid)
    ₹11030 Avg Bid
    9 bids

    Hello That I want is a basic uart communication with fifo buffer I have a small code ready At last I want a small call for explain

    ₹3989 (Avg Bid)
    ₹3989 Avg Bid
    4 bids

    hi all how are you? this is a verilog question whats output base on testbench? the codes are in txt file

    ₹3692 (Avg Bid)
    ₹3692 Avg Bid
    1 bids

    Need to implement 16 point FFT in Verilog (Xillinx) , and use memory based LUT optimization , using the research paper attached to optimize the 16 point FFT, and compare the Area and Timing of both the optimized and un-optimized implementation. Will need a small write-up comparing both the results , complete source code of both the implementations.

    ₹11102 (Avg Bid)
    ₹11102 Avg Bid
    6 bids

    I want SPI master in VHDL for writing and reading from flash IS25WP032

    ₹13237 (Avg Bid)
    ₹13237 Avg Bid
    15 bids