Project vlsi design jobs

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    332 project vlsi design jobs found, pricing in INR
    VLSI design 6 days left
    VERIFIED

    I need to design VLSI using magic in Ubuntu.

    ₹2420 (Avg Bid)
    ₹2420 Avg Bid
    1 bids

    Here projects are implemented in VHDL programming using Xilinx software. B.E/[login to view URL] Mtech projects would include the kit imple...Tech/M.E/[login to view URL] Mtech projects would include the kit implementation which can be done on sparten series based on the various application. Major projects and mini projects in VLSI for ECE students are done here.

    ₹10950 (Avg Bid)
    ₹10950 Avg Bid
    2 bids

    ...software developer with experience in ARM mbed OS who is helping me with writing the firmware for a project incl. the following components: 1) MCU Nordic nrf52 (Fanstel BT832 or BT840) 2) Gyro incl. DMP (Invensense mpu9250/ICM20689 ) 3) Sound decoder (VLSI vs1053b) 4) Serial (SPI) NAND flash storage (Micron MT29F2G01) 5) Touch input (TI msp430fr I2C)

    ₹122048 - ₹244095
    Sealed NDA
    ₹122048 - ₹244095
    35 bids

    I'll provide the circuit with the dimension of transistor, I need a freelancer to do two layout in Lasi7.

    ₹7635 (Avg Bid)
    ₹7635 Avg Bid
    4 bids

    This will be educational institute catering various learning needs of students across various fields of education. Such as one of the example is VLSI verification or software testing etc... Logo should be with name "1-Stop EduHub". Tag line should be "Focused to Deliver Quality Learning". And logo image should be somewhere along the line of attached

    ₹1659 (Avg Bid)
    ₹1659 Avg Bid
    6 bids

    i am student, working on PD in vlsi domain, i need to improve financial ,so in free time I'm quite to write contents

    ₹2783 / hr (Avg Bid)
    ₹2783 / hr Avg Bid
    1 bids

    Hi, I have a problem with my project, I built everything with a problem with one of the bits sum like s0 s1 s2 s3, I am having issue with s2 , it's giving me unknown and I have a carry in which is not identified anyone with a good experience with VLSI should fix it smoothly. I attached IRSIM analyzer photo to illustrate the issue.

    ₹8848 (Avg Bid)
    ₹8848 Avg Bid
    5 bids

    Objective is to develop one VLSI Architecture and Verilog code for Algorithm-1(2D-SRNCP) [1] with Derivative variance correlation map for given two 256*256 synthesized & one SAR real time image. Implementation should be done in Matlab@Simulink and Xilinx@ System Generator environment. Implement above algorithm on FPGA Board & GPU. Simulation results

    ₹9990 (Avg Bid)
    ₹9990 Avg Bid
    2 bids

    Simple CMOS VLSI Design Project (Power, Sequential Timing, Logic Families, Wires & Memory) Look at the problems in: [login to view URL] WILL PAY GENEROUSLY. $$$ Project Description is: [login to view URL] Reference Literature: CMOS VLSI Design Happy Bidding

    ₹714 - ₹14271
    ₹714 - ₹14271
    0 bids

    Simple CMOS VLSI Design Project (Power, Sequential Timing, Logic Families, Wires & Memory) MUST BE ACCURATE AND CORRECT. WILL PAY GENEROUSLY. $$$ Project Description is: [login to view URL] Reference Literature: CMOS VLSI Design Happy Bidding

    ₹19623 (Avg Bid)
    ₹19623 Avg Bid
    2 bids

    Simple CMOS VLSI Design Project (Power, Sequential Timing, Logic Families, Wires & Memory) MUST BE ACCURATE AND CORRECT. WILL PAY GENEROUSLY. $$$ Project Description is: [login to view URL] Reference Literature: CMOS VLSI Design Happy Bidding

    ₹11060 (Avg Bid)
    ₹11060 Avg Bid
    1 bids

    I have a Introduction to VLSI Design school course project. I have done most of topics but need to ask a questions and bugs about the project. Need someone to help on this very basic project. Freelancer should known the base sturecture of VLSI lecture. Freelancer either can be student, graduat, postgraduate or more.

    ₹2997 (Avg Bid)
    ₹2997 Avg Bid
    8 bids

    i have some work related to VLSI and i need someone who can do it in efficient way. Should have good command in designing logic circuit designs. should have good knowledge of CMOS, NMOS transistors etc.

    ₹1927 (Avg Bid)
    ₹1927 Avg Bid
    9 bids

    vlsi coding using QUARTUS II software FPGA

    ₹1356 (Avg Bid)
    ₹1356 Avg Bid
    3 bids

    I have 1864 technical words. I want to remove the Plagiarism of this work. Current Plagiarism is 82%. I want plagiarism <20%. I have checked plagiarism at turnitin software. I will check final work plagiarism also at turnitin software. Please the bid only those candidates who can work in my given budget. My budget is 200 (INR) for this work. I attached the same file in the attachments.

    ₹285 / hr (Avg Bid)
    ₹285 / hr Avg Bid
    17 bids

    I need someone to create video tutorials for VLSI design from basics to advanced concepts. Advanced Digital Design Concepts CMOS Logic fundamentals RTL Design with Verilog HDL's ASIC Design Systhesis Concepts ASIC Design Stratagies Static Timing Analysis Low power design implementation Design and power Constraints Perl/Shell Scripting ...

    ₹37275 (Avg Bid)
    ₹37275 Avg Bid
    6 bids

    Hi, I have a Flash 6 bits ADC, would like to attempt to make a 12 bits ADC, can you help me to achieve it ?

    ₹8848 (Avg Bid)
    ₹8848 Avg Bid
    16 bids

    This is pavan. I am from the VLSI industry. I need a technical writer to explain 3 subjects(digital electronics, Verilog, and VHDL).

    ₹8848 (Avg Bid)
    ₹8848 Avg Bid
    17 bids

    I need to develop shell script for EDA Tool in VLSI domain

    ₹5940 (Avg Bid)
    ₹5940 Avg Bid
    12 bids

    Front End VLSI Design engineer Part Time in Bangalore Looking for expert FPGA Design engineer with RTL Design [Verilog] Proven track record of designing, developing, prototyping, and testing high speed FPGA designs Experience in Verilog programming & experience with Xilinx devices and development tools Design Simulation experience [Modelsim] Candidate

    ₹12416 (Avg Bid)
    ₹12416 Avg Bid
    12 bids

    Front End VLSI Design engineer Part Time in Bangalore Looking for expert FPGA Design engineer with RTL Design [Verilog] Proven track record of designing, developing, prototyping, and testing high speed FPGA designs Experience in Verilog programming & experience with Xilinx devices and development tools Design Simulation experience [Modelsim] Candidate

    ₹10561 (Avg Bid)
    ₹10561 Avg Bid
    4 bids

    RISC-V CPU chip high performance low power -- run EDA tools to generate GDSII synthesis and place and route

    ₹2640 / hr (Avg Bid)
    ₹2640 / hr Avg Bid
    14 bids

    Our project relates to vs1005 (All in one audio player on a chip) [login to view URL] by [login to view URL] in combination with the developer board. Programs are written using VLSI Solution's Integrated Development Environment VSIDE [login to view URL] We are coding a VS1005 and want to use a stepper motor

    ₹9286 (Avg Bid)
    ₹9286 Avg Bid
    3 bids

    An existing algorithm is available, apply it and get the results. Then make minor changes in it for improvement and get the results

    ₹4353 (Avg Bid)
    ₹4353 Avg Bid
    5 bids

    ...Engineering and Educational Project provider for Diploma, Engineering (Under Graduate, Post graduates) and Research Scholars. SD Pro was established in the year 2013 for Project Development, Course Designing, Training, and placement guidance, based at South India. SD Pro providers Training and Projects in Embedded systems, VLSI, Matlab, Power systems, Power

    ₹20480 (Avg Bid)
    ₹20480 Avg Bid
    4 bids

    Please find the document in the attachments. Solve the problems step by step with the given data/parameters and please mention all the steps clearly and specify the units for each and every step correctly and make sure the calculation is perfect. For the first question please draw the circuit diagram on a paper and attach it with the solutions and please make sure all the solutions are in WORD doc...

    ₹6279 (Avg Bid)
    ₹6279 Avg Bid
    5 bids

    Based on my current design of CDS active pixel, I'd like to have it extended in order to make an implementation of CMOS Image Sensors of array 512x512 at least. You need to make a proof of concept and make simulations of it. We'll use Cadence Virtuoso 6.17

    ₹15770 (Avg Bid)
    ₹15770 Avg Bid
    6 bids

    ...data. [login to view URL] If you want to be sure and on the right page to proceed with this project, you can do a sample of 3 colleges - NIT, IIT and any local college and ping me for a check so we can ensure that you are on the right track. • Go to the website of the mentioned

    ₹9491 (Avg Bid)
    ₹9491 Avg Bid
    43 bids

    We are looking for an experienced Freelancer trainer who can train on VLSI in Bangalore. The curriculum will be provided by the company for the same.

    ₹54802 (Avg Bid)
    ₹54802 Avg Bid
    11 bids

    Hello, I have made a SAR 8 bits binairy coded ADC using method of 2 steps Successive Approximation, but it is a bit buggy. I need very experienced engineer in this field, otherwise it would just be loosing time. The simulation must be done in Cadence Virtuoso 6.x Thanks !

    ₹2854 (Avg Bid)
    ₹2854 Avg Bid
    2 bids

    Design and optimization of low power VLSI circuits for Leakage power reduction using Clock Gating with GSA

    ₹13915 (Avg Bid)
    ₹13915 Avg Bid
    4 bids

    ...tracking device for a specific application. I am seeking a solution that is an android and IOS application that is designed to track and locate a sensor (IOT, GPS, RF or other VLSI) technology that is embedded within a projectile that is no larger than 1.68-inches (42.7mm) in width, height and length. The IOS and Android applications should be able to

    ₹22977 (Avg Bid)
    NDA
    ₹22977 Avg Bid
    19 bids

    I want to parse a log file and use regexp to filter some patterns and put them in output log file. I have the script. 1- put the -p and -ig inside text files and feed it to code. like this: [login to view URL] -i [login to view URL] -o [login to view URL] -p [login to view URL] -ig [login to view URL] [login to view URL] is: warning| info [login to view URL] is: error| error: 2- in the [login to...

    ₹7707 (Avg Bid)
    ₹7707 Avg Bid
    5 bids

    Design and optimization of low power VLSI circuits for Leakage power reduction using Clock Gating with GSA

    ₹13130 (Avg Bid)
    ₹13130 Avg Bid
    7 bids

    Project description is under: [login to view URL] Will provide a good reference as well.

    ₹2569 (Avg Bid)
    ₹2569 Avg Bid
    5 bids

    Sequential Circuit Design Look at the project description, zip files have the actual images. Also attached a reference.

    ₹2426 (Avg Bid)
    ₹2426 Avg Bid
    5 bids

    Sequential Circuit Design Look at the project description, zip files have the actual images. Also attached a reference.

    ₹1070 - ₹1784 / hr
    ₹1070 - ₹1784 / hr
    0 bids

    I need help in VLSI coding language, micro controller , C++ and C

    ₹30184 (Avg Bid)
    ₹30184 Avg Bid
    8 bids

    Vlsi project on excel

    ₹1641 (Avg Bid)
    ₹1641 Avg Bid
    4 bids

    Sketch a transis...widths to achieve ratio of 1(i.e. equal rising and falling resistances) 2- Use Magic VLSI layout tool to Design your layout of the sized design then use irsim to simulate your design (all combinations of input A,B,C). The report should include the following.  Design document  Testing results  Source code and layout

    ₹2783 (Avg Bid)
    ₹2783 Avg Bid
    5 bids

    everything is clear in the PDF .................................................................................................................................................................................regards

    ₹3568 (Avg Bid)
    ₹3568 Avg Bid
    1 bids

    i need 3 to 4 papers review for the paper with brief explanation which is related to VLSI electronics

    ₹11560 (Avg Bid)
    ₹11560 Avg Bid
    2 bids
    ₹12630 Avg Bid
    4 bids

    Build a basic building block of the Carry-Skip adder and test it for functionality in LTSpice. Description is in: [login to view URL] Reference: [login to view URL]

    ₹1998 (Avg Bid)
    ₹1998 Avg Bid
    9 bids

    Aim is to design a successive approximation register based analog to digital converter using cadence tool (any vlsi back end tool)

    ₹68096 (Avg Bid)
    ₹68096 Avg Bid
    8 bids

    ... SBL TECHNOLOGIES is a proven semiconductor and embedded design house in India, with deep focus and network in Indian Defence and production agencies. Setup by an experienced team of engineers from the industry to carry-out research, design, development and manufacturing in the field of VLSI and Embedded systems. PCB services from the initial stage

    ₹2379 (Avg Bid)
    ₹2379 Avg Bid
    19 bids

    VLSI developer expertise enhanced in optimization concepts are required

    ₹36535 (Avg Bid)
    ₹36535 Avg Bid
    7 bids

    ...need a project suggestion for a masters project in VLSI testing and verification using Synopsis EDA tools for sequential circuits, because I have to submit a project proposal. Once a project suggestion seems acceptable, I will need help in finishing the project with desired outputs and compare the same with FPGA implementation. By bid for project...

    ₹42315 (Avg Bid)
    ₹42315 Avg Bid
    9 bids