Verilog projects jobs

Filter

My recent searches
Filter by:
Budget
to
to
to
Skills
Languages
    Job State
    1,349 verilog projects jobs found, pricing in INR

    Verilog BMI calculator Due date: 26.08.2018

    ₹5419 (Avg Bid)
    ₹5419 Avg Bid
    1 bids

    Hi, I want a 2D convolution module in Verilog, using DSPs.

    ₹3048 (Avg Bid)
    ₹3048 Avg Bid
    8 bids
    Quartus 1 day left

    I need you to develop some software for me. I would like this software to be developed for Linux . Edit the code in FPGA Board of a printer written in Verilog language.

    ₹1693 (Avg Bid)
    ₹1693 Avg Bid
    3 bids

    I need coding VERILOG code for BMI calculation that can be run in Quartus software and burn in ALTERA DE2 board. maximum 80usd

    ₹7676 (Avg Bid)
    ₹7676 Avg Bid
    9 bids

    Need a serial multiplier coded in system verilog

    ₹9008 (Avg Bid)
    ₹9008 Avg Bid
    4 bids

    I have a serial adder that I need converted to serial multiplier in system Verilog. very easy only 1 hour work

    ₹1287 (Avg Bid)
    ₹1287 Avg Bid
    7 bids

    i need a code for serial multiplier using verilog not from online please

    ₹2709 (Avg Bid)
    ₹2709 Avg Bid
    14 bids

    Design a 3-phase 500Hz FPGA based generator driving a quad-channel DAC (only 3 channels needed) such as the LTC 2624. The overall idea is that; following <RESET> a table of values representing a sine wave shall be stored internally and scan sequentially by the three output stages in a manner that each output is 120 degrees off-phase with each other as shown in the attached image. No othe...

    ₹8196 (Avg Bid)
    ₹8196 Avg Bid
    12 bids

    i need a verilog code for serial multipler

    ₹2100 (Avg Bid)
    ₹2100 Avg Bid
    8 bids

    Need help cleaning up some code, and matrix multiplication.

    ₹3387 (Avg Bid)
    ₹3387 Avg Bid
    8 bids

    I need Verilog Code for BMI calculation that can be running in Quartus software.

    ₹7112 (Avg Bid)
    ₹7112 Avg Bid
    3 bids

    I want someone to make a 40 minutes video to teach me how to Use cadence tool to synthesize digital circuit from Verilog code and simulation and do the static timing analysis and static power analysis in a given digital circuit which contains XORs and Multiplexers

    ₹2574 (Avg Bid)
    ₹2574 Avg Bid
    5 bids

    We require a simple oscilloscope project to be implemented using only Verilog code on DE1-SoC board by the latest date of 7th of May as agreed during the chat conversation. This project will comprise of modular Verilog code, fully commented, test-benches for verification and a technical report of the project. Altera Quartus software will be used for

    ₹14224 (Avg Bid)
    ₹14224 Avg Bid
    1 bids

    A very simple oscilloscope developed using Verilog on Altera software, this project will be based on DE1-SoC Board and is expected to be concluded within a week. Only experienced FPGA engineers please.

    ₹15292 (Avg Bid)
    ₹15292 Avg Bid
    12 bids
    ₹5419 Avg Bid
    1 bids

    traffic light controller with priority for emergency vehicles ( Police, Ambulance and firefighters ), I need a state diagram, a working verilog description of the design ( the simulation only) and discussing the results of the simulator (showing the waveform of the simulation)

    ₹5283 (Avg Bid)
    ₹5283 Avg Bid
    1 bids
    ₹1558 Avg Bid
    1 bids

    ...to do Verilog codes on Fast Fourier Transform processor for both Radix-2 and Radix-4 of 8-bit by using Xilinx software. I need to get the test values design along with its output waveforms. I am working on a project of 'Design and Simulation of a Fast Fourier Transform Processor using Verilog'. However, I am not quite sure with the Verilog language

    ₹9440 (Avg Bid)
    ₹9440 Avg Bid
    14 bids

    ...hands-on debug skills and problem solving attitude. Experience of working in complex test-bench/model in Verilog, System Verilog or SystemC Experience of working on Functional Verification, SoC Verification, Emulation Good in programming : System Verilog, PLI/DPI interface, C/C++, PERL/Shell script, assembly language,OVM/UVM Methodology knowledge and experience

    ₹23511 (Avg Bid)
    ₹23511 Avg Bid
    3 bids

    Verilog code of Simplified DES algorithm

    ₹1623 (Avg Bid)
    ₹1623 Avg Bid
    9 bids