Verilog projects jobs

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    1,403 verilog projects jobs found, pricing in INR

    Complete a design that includes most of the elements to be used in the CPU

    ₹8481 (Avg Bid)
    ₹8481 Avg Bid
    9 bids
    Verilog code 3 days left

    Please do what is in the paper and hand me the code, testing waveforms and synthesized diagrams

    ₹7331 (Avg Bid)
    ₹7331 Avg Bid
    5 bids

    I need someone to write verilog code and also test .do files for a maze game. The program should output to vga. The rules of the game are simple. You start at a point and have to figure out how to get to the exit just like an actual maze. However, there is a monster chasing you and if he catches you, you are dead. The player's movement should not be

    ₹12505 (Avg Bid)
    ₹12505 Avg Bid
    4 bids
    8-bit Calculator 1 hour left

    A calculator has to bee designed using System Verilog. It includes designing ALU, memory and system controller.

    ₹10421 (Avg Bid)
    ₹10421 Avg Bid
    2 bids

    I need someone to write verilog code and also test .do files for a simplified board game. The program should output to vga. the game is quite simple ;2 players roll dice and move x amount of squares according to the number rolled. first to the end of the board wins. We can discuss the details. The vga display should be very simple and custom made --

    ₹11128 (Avg Bid)
    ₹11128 Avg Bid
    2 bids

    Code needs to be ported from Matlab to Verilog

    ₹8553 (Avg Bid)
    ₹8553 Avg Bid
    5 bids

    Verilog Task with Vivado and Quartus 2. Should be familiar with schematic design in Altera Quartus 2.

    ₹2731 (Avg Bid)
    ₹2731 Avg Bid
    5 bids

    ...with MAX10 10M50DAF484C7G FPGA * ____________ Final Products: ____________ -A software-level block diagram showing the connections between the System Verilog modules described in pdf -System Verilog implementations of the modules described in pdf. -Valid hardware output. Final Note: Please attach any necessary files with a brief description of the

    ₹2156 (Avg Bid)
    ₹2156 Avg Bid
    1 bids

    1) Design a Finite State Machine (FSM) using Verilog to control the taillights of a 1965 Ford Thunderbird. 2) Implement your design on FPGA

    ₹11787 (Avg Bid)
    ₹11787 Avg Bid
    3 bids

    ALU Design as per instructions in Verilog Task . Simulation done using Icarus VERILOG

    ₹1581 (Avg Bid)
    ₹1581 Avg Bid
    11 bids

    I need someone to create video tutorials for VLSI design from basics to advanced concepts. Advanced Digital Design Concepts CMOS Logic fundamentals RTL Design with Verilog HDL's ASIC Design Systhesis Concepts ASIC Design Stratagies Static Timing Analysis Low power design implementation Design and power Constraints Perl/Shell Scripting EDA tools usage

    ₹34498 (Avg Bid)
    ₹34498 Avg Bid
    7 bids

    Need someone who has the tools and/or ability to convert a relatively simple verilog (.v) file to liberty timing (.lib) format, and who can verify the resulting .lib file. If successful and painless, there will be more such projects.

    ₹4312 (Avg Bid)
    ₹4312 Avg Bid
    3 bids

    It is required to implement the lyra2z cryptographic algorithm on the FPGA. Series FPGA Ultrascale Kintex language Verilog. [login to view URL]

    ₹46644 (Avg Bid)
    ₹46644 Avg Bid
    9 bids

    Hey, I need help with Verilog / Vivado FPGA project. I'll send you details.

    ₹1797 (Avg Bid)
    ₹1797 Avg Bid
    14 bids

    Hey, I have a project that needs to be done in Verilog and Vivado and I'll share details to anyone interested.

    ₹1797 (Avg Bid)
    ₹1797 Avg Bid
    8 bids

    Just need to design the Snake Gane as per my specifications. I am using Nexys 4 development board.

    ₹4097 (Avg Bid)
    ₹4097 Avg Bid
    6 bids

    Snake Game : 1.) Should run on Altera DE2 Board or on basy3 . 2.) Should Support VGA. 3.)Needed in a 3 days. skills:- verilog software:vivado i need this project in verilog and not in VHDL

    ₹5606 (Avg Bid)
    ₹5606 Avg Bid
    5 bids

    Task on verilog 3 bit ALU Deadline 1 day Amount USD 40

    ₹4528 (Avg Bid)
    ₹4528 Avg Bid
    22 bids

    Need a small task on 3 bit ALU using verilog. Deadline 18 hours amount usd 30 .

    ₹2012 (Avg Bid)
    ₹2012 Avg Bid
    3 bids

    I work in the Electrical Engineering Field. The project is to create a distance measuring program using verilog. I will be using Basys 3 ( FPGA) and an Ultrasonic sensor ( HC-SR04). The idea is to measure the gap between two vehicles. The sensor will be placed in the front of a toy car and used to measure the gap instantaneously and also save that data

    ₹8409 (Avg Bid)
    ₹8409 Avg Bid
    21 bids

    I would like to discuss with freelancers having strong expertise in programming languages like VHDL, Verilog, Matlab, embedded C Please reach out to me. Engineering B.Tech. is must

    ₹1150 / hr (Avg Bid)
    ₹1150 / hr Avg Bid
    30 bids

    I have project ready already just need some help!

    ₹13943 (Avg Bid)
    ₹13943 Avg Bid
    9 bids

    Hi guys, I've done a simple design to test the SRAM of Digilent Cmod A7 FPGA board. This is how it works: Using a terminal through UART, I send the input data and address to the SRAM. Then I send address where to read, and I get back the data previously written. Everything works OK except the controller. I need someone to review my design and fix it.

    ₹1366 (Avg Bid)
    ₹1366 Avg Bid
    6 bids

    Any encryption code (AES/RSA) written in VHDL/Verilog in Quartus II for fpga board stratix IV. Please contact for more details.

    ₹2372 (Avg Bid)
    ₹2372 Avg Bid
    3 bids

    we need a technical content writer who knows the system Verilog, OVM and UVM.

    ₹10277 (Avg Bid)
    ₹10277 Avg Bid
    7 bids

    This is pavan. I am from the VLSI industry. I need a technical writer to explain 3 subjects(digital electronics, Verilog, and VHDL).

    ₹8912 (Avg Bid)
    ₹8912 Avg Bid
    17 bids

    We are looking for C++ programmer with experience in building GUI using QT. Preferable EDA/ Verilog Experience with background in Electrical Engineering

    ₹35935 (Avg Bid)
    ₹35935 Avg Bid
    15 bids

    Please refer the att...the attached document. This is the base paper of my project. I want to do my project on 64 bit square root carry select adder. I request you to help me with the coding in Verilog using Xilinx in gate level or switch level modelling. Can you please share the cost and the time line for the code. I will need it as soon as possible.

    ₹3090 (Avg Bid)
    ₹3090 Avg Bid
    13 bids

    Front End VLSI Design engineer Part Time in Bangalore Looking for expert FPGA Design engineer with RTL Design [Verilog] Proven track record of designing, developing, prototyping, and testing high speed FPGA designs Experience in Verilog programming & experience with Xilinx devices and development tools Design Simulation experience [Modelsim] Candidate

    ₹12505 (Avg Bid)
    ₹12505 Avg Bid
    12 bids

    Front End VLSI Design engineer Part Time in Bangalore Looking for expert FPGA Design engineer with RTL Design [Verilog] Proven track record of designing, developing, prototyping, and testing high speed FPGA designs Experience in Verilog programming & experience with Xilinx devices and development tools Design Simulation experience [Modelsim] Candidate

    ₹10637 (Avg Bid)
    ₹10637 Avg Bid
    4 bids

    The aim of the project is to design a BIST controller to insert and detect the faults (defect) like ...Read disturbance, Erase disturbance, Program disturbance, SAF, TF, ADF, CFs, TF, NPSF, Retention fault in FLASH memory by using BIST algorithm like March algorithm using verilog or VHDL in Xilinx or Modelsim. Need Simulation waveforms for the same.

    ₹29467 (Avg Bid)
    ₹29467 Avg Bid
    2 bids

    Hi! I need some help with DSP48E1 verilog instantiation.

    ₹280 / hr (Avg Bid)
    ₹280 / hr Avg Bid
    5 bids

    I need some help with selling my services. I am verilog/ matlab coder and I need customers . you find me a client , I write his/her code and you get paid %30 of the project budget

    ₹1649 (Avg Bid)
    ₹1649 Avg Bid
    1 bids

    I need to implement the project using fully parallel interleaver and QPP interleaver in FPGA platform. the language used for coding is Verilog and it is synthesized in Xilinx.

    ₹10924 (Avg Bid)
    ₹10924 Avg Bid
    7 bids

    Hello freelancers I have a lot of projects in all engineering fields so i am looking for Electrical & Electronics engineer Mechanical Engineer Civil Engineer Engineers should be expert in following fields Arduino Matlab Raspberry Pi FPGA Verilog/VHDL Python PCB Design (Eagle/Altium) Solidworks AutoCAD if you are expert in any of above mentioned

    ₹2731 (Avg Bid)
    ₹2731 Avg Bid
    110 bids

    verilog coding using putty or terminal. if you are interested i will give more information.

    ₹9702 (Avg Bid)
    ₹9702 Avg Bid
    27 bids

    I want help with system Verilog coding. I have a working code that I want revised a bit.

    ₹6971 (Avg Bid)
    ₹6971 Avg Bid
    8 bids

    mtech Verilog project

    ₹1509 (Avg Bid)
    ₹1509 Avg Bid
    19 bids

    looking for someone who can convert Open CL algorithm into FPGA Verilog project

    ₹12937 (Avg Bid)
    ₹12937 Avg Bid
    7 bids

    Only experienced developer in FPGA mining and OpenCL GPU mining. I am looking for a freelancer who can convert Open CL algorithm into FPGA Verilog project.

    ₹203392 (Avg Bid)
    ₹203392 Avg Bid
    15 bids

    my company is going to build a website for the asic verification. we need a technical content writer who knows the Verilog, system Verilog,uvm and ovm industry subjects.

    ₹7474 (Avg Bid)
    ₹7474 Avg Bid
    12 bids

    implement Hough transform algorithm with FPGA with verilog in ISE input = 8*8 binary image

    ₹7259 (Avg Bid)
    ₹7259 Avg Bid
    2 bids

    ...the mics into FPGA-board, and stream this recording to either SD-card or as some other type of output. I need consulting about the possible output-types, and then the HDL/Verilog coding to do the recording, convert PDM-to-PCM (16 bit) and output all 6 microphones Not sure I will be able to supply a remotely-accessible computer connected to the FPGA+mics

    ₹1437 / hr (Avg Bid)
    ₹1437 / hr Avg Bid
    9 bids

    Hello, i need help with an assignment for verilog. Specifically I need to continue with an RISC-V ALU that I am required to make. Then after I am done with the executions, I need to make a Fetch, Decode and Writeback code. We can talk so I can explain more of the files given to us and for any questions. Some is the work that I have done so far. I am

    ₹9415 (Avg Bid)
    ₹9415 Avg Bid
    12 bids

    Requirements: - Proficient in Verilog/VDHL and C/C++ - Experienced with Xilinx Vivado - Experienced in debugging on ILA/JTAG Preferred Qualifications: - Familiar with AXI interface - Familiar with wireless communication system VLNComm has several current working FPGA projects and one incomplete FPGA project in development on the topic of visible

    ₹318816 (Avg Bid)
    ₹318816 Avg Bid
    27 bids

    Verilog expert required for task on Digital Systems Deadline 2 Days Budget 30 usd. Details will be shared with interesting bidders

    ₹4672 (Avg Bid)
    ₹4672 Avg Bid
    18 bids

    FPGA TCPIP implementation using Verilog

    ₹1509 / hr (Avg Bid)
    ₹1509 / hr Avg Bid
    16 bids

    Verilog digital logic deisgn simple work

    ₹1653 (Avg Bid)
    ₹1653 Avg Bid
    18 bids

    I have Altera Verilog source code. This is crosspoing from Altera. Add a special feature (essential) to enable any one input (DI) to connect simultaneously to ALLoutputs (DO). Likely part would be EPM570T100I5. You can get source code follow link. [login to view URL]

    ₹3306 (Avg Bid)
    ₹3306 Avg Bid
    16 bids