Verilog vhdl coders hire jobs

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    4,492 verilog vhdl coders hire jobs found, pricing in INR

    I would like to implement a calculator which takes inputs from the ps2 keyboard and displays them on 7 segment.

    ₹3271 (Avg Bid)
    ₹3271 Avg Bid
    4 bids

    I am looking for new coders for an unfinished project. The project is in wordpress but a lot of customization have been done already and many will need to be done more. I will only work with expert developers that will provide very fast communication and almost bug free work.

    ₹263263 (Avg Bid)
    ₹263263 Avg Bid
    164 bids

    hey i need you to install the websites you survey / cannalords made on a server and add a animated smokey background to cannalords.com.. I moved the sites to the server but they arent posting to sql..

    ₹4851 (Avg Bid)
    ₹4851 Avg Bid
    1 bids
    Online Tutor Embedded C/C++ 3 days left
    VERIFIED

    Tutor/Mentor Required(Online): -- Good knowledge of Embedded c/c++ and VHDL -- Good Experience with Renesas Microcontrollers and e2 Studio

    ₹542 / hr (Avg Bid)
    ₹542 / hr Avg Bid
    9 bids

    Muktiplexer of 2 to 1 in vhdl using tje software xillinix

    ₹1422 (Avg Bid)
    ₹1422 Avg Bid
    3 bids

    Hi My Coders, I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    ₹39405 (Avg Bid)
    ₹39405 Avg Bid
    1 bids

    more details will be given in the chat only serious expert and my maximum budget for this task is $100

    ₹3978 (Avg Bid)
    ₹3978 Avg Bid
    23 bids

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    ₹73776 (Avg Bid)
    ₹73776 Avg Bid
    4 bids

    Im looking for an ongoing developer that is willing to work and work well with minimum supervision, must know how to login on iis remote desktop 2012 window server.

    ₹9103 (Avg Bid)
    ₹9103 Avg Bid
    16 bids

    hello, everyone i would like to hire fpga and verilog experts if you have experience on fpga, please bid on my project. thanks.

    ₹37690 (Avg Bid)
    ₹37690 Avg Bid
    20 bids

    The task is to develop the implementation of the keccak256 algorithm for FPGA XILINX xcku035-1ffva1156c. Verilog / VHDL development language (Xilinx Vivado Design Suite) Functional check on any available board. Requirements for implementation: 1. The algorithm should work in accordance with [login to view URL]; a. The source can

    ₹44446 (Avg Bid)
    ₹44446 Avg Bid
    3 bids

    Hi somebody needed for find fpga (verilog-vhdl) remote projects I paid 20% commission for each project

    ₹32855 (Avg Bid)
    ₹32855 Avg Bid
    10 bids

    need report on vhdl of 4 bit alu

    ₹6969 (Avg Bid)
    ₹6969 Avg Bid
    23 bids

    Hi,eveyone.I need a signal processing coding for my work using altra quartus II and VHDL.

    ₹6685 (Avg Bid)
    NDA
    ₹6685 Avg Bid
    7 bids

    I need the matlab developer and verilog developer

    ₹44446 (Avg Bid)
    ₹44446 Avg Bid
    17 bids

    Implementation of 4 bit alu in VHDL using the software Xillinix ISE I Need report on circuits diagrams, truth table, and simulations results the structure report should go by 1-introduction 2-block diagram 3-Technical Words 4-Implementations 5-Results 6-Conclusion

    ₹9974 (Avg Bid)
    ₹9974 Avg Bid
    6 bids

    Inbox me with your skills. Writers prices are set per 1000 words and for coders the price ranges are divided into 3 categories; beginners, intermediate and advanced. The work will be given on-going as the users requires. DO NOT MESSAGE IF YOU ARE GOING TO SAY OH THE PRICE DEPENDS ON THE WORK!

    ₹2205 (Avg Bid)
    ₹2205 Avg Bid
    34 bids

    hi, everyone i would like to hire fpga and verilog expert if you have experience on fpga, please bid. thanks.

    ₹36979 (Avg Bid)
    ₹36979 Avg Bid
    24 bids

    This watch app must monitor the heart rate sensor during sleep and after going over a certain BPM, the watch will start a vibration alert to wake up the sleeping user. The user can switch between sound alert or vibration alert. I don't need any special logos, icons, nothing. This is just a proof of concept. This is for when the user is having a bad dream.

    ₹1533 - ₹3576
    Sealed
    ₹1533 - ₹3576
    8 bids

    verilog code for radix-4 16 point fft

    ₹1067 (Avg Bid)
    ₹1067 Avg Bid
    8 bids

    I want a VHDL code to achieve a N point FFT

    ₹9814 (Avg Bid)
    ₹9814 Avg Bid
    16 bids

    i want a verilog coding regarding radix-4 16 point FFT. so i need expert help.

    ₹1138 (Avg Bid)
    ₹1138 Avg Bid
    4 bids
    Trophy icon Explanation of VHDL code Ended

    I have a VHDL code.. I need someone to explain that code in detail to me.. what stuff it is doing on board..

    ₹711 (Avg Bid)
    Guaranteed
    ₹711
    0 entries

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    ₹842981 (Avg Bid)
    ₹842981 Avg Bid
    2 bids

    Hi Ahmed M., Write VHDL code for frequency comparison on threshold base after the FFT_64 block in my code, the threshold will be defined by user through VIO or uart. The results should be verified on ILA in Hz. Also comment every line of code.

    ₹3556 / hr (Avg Bid)
    ₹3556 / hr Avg Bid
    1 bids

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    ₹738586 (Avg Bid)
    ₹738586 Avg Bid
    1 bids

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    ₹63558 - ₹64079
    ₹63558 - ₹64079
    0 bids

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    ₹62706 - ₹62758
    ₹62706 - ₹62758
    0 bids

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    ₹62860 - ₹62860
    ₹62860 - ₹62860
    0 bids

    Initial Milestone : Write VHDL code for frequency comparison on threshold base after the FFT_64 block in my code, the threshold will be defined by user through VIO or uart. The results should be verif on ILA

    ₹12445 (Avg Bid)
    ₹12445 Avg Bid
    1 bids

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    ₹63718 (Avg Bid)
    ₹63718 Avg Bid
    3 bids

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    ₹52304 - ₹62765
    ₹52304 - ₹62765
    0 bids

    Hi Ahmed M., I noticed your profile and would like to offer you my project. We can discuss any details over chat. I'm a friend of Alessandro that contact you for a mini ...Ahmed M., I noticed your profile and would like to offer you my project. We can discuss any details over chat. I'm a friend of Alessandro that contact you for a mini project of VHDL

    ₹4055 (Avg Bid)
    ₹4055 Avg Bid
    1 bids

    Hello That I want is a basic uart communication with fifo buffer I have a small code ready At last I want a small call for explain

    ₹3986 (Avg Bid)
    ₹3986 Avg Bid
    4 bids

    hi all how are you? this is a verilog question whats output base on testbench? the codes are in txt file

    ₹3690 (Avg Bid)
    ₹3690 Avg Bid
    1 bids

    Need to implement 16 point FFT in Verilog (Xillinx) , and use memory based LUT optimization , using the research paper attached to optimize the 16 point FFT, and compare the Area and Timing of both the optimized and un-optimized implementation. Will need a small write-up comparing both the results , complete source code of both the implementations.

    ₹11094 (Avg Bid)
    ₹11094 Avg Bid
    6 bids

    I want SPI master in VHDL for writing and reading from flash IS25WP032

    ₹13227 (Avg Bid)
    ₹13227 Avg Bid
    15 bids

    Hi! This is allenross356. This project is for my trusted teams only. If any of my teams with react native experience are available, please bid on the project and contact me. All payments must happen on freelancer.com

    ₹170673 (Avg Bid)
    ₹170673 Avg Bid
    30 bids

    Hi! This is allenross356. This project is for my trusted teams only. If any of my teams with react native experience are available, please bid on the project and contact me. All payments must happen on freelancer.com

    ₹1707 (Avg Bid)
    ₹1707 Avg Bid
    5 bids

    I need urgent work requires Verilog expertise. It also includes a short report. More details on chat.

    ₹4267 (Avg Bid)
    ₹4267 Avg Bid
    20 bids

    I need to generate a code from C++ to VHDL Using GPU.

    ₹13369 (Avg Bid)
    ₹13369 Avg Bid
    7 bids

    I need to design a 4 bit adder in verilog. I will provide more details in the chat.

    ₹2489 (Avg Bid)
    ₹2489 Avg Bid
    6 bids

    This Project focuses on the use of VHDL language to describe a simple design and to verify its correct operation through test benches and simulations. The implementation on a specific FPGA has to allow also to obtain additional information of consumption, frequency of operation, etc. In short, it is a matter of following a design process as close to

    ₹52695 (Avg Bid)
    ₹52695 Avg Bid
    6 bids

    It is a cluster related vhdl project.

    ₹20125 (Avg Bid)
    ₹20125 Avg Bid
    13 bids

    Objective is to develop one VLSI Architecture and Verilog code for Algorithm-1(2D-SRNCP) [1] with Derivative variance correlation map for given two 256*256 synthesized & one SAR real time image. Implementation should be done in Matlab@Simulink and Xilinx@ System Generator environment. Implement above algorithm on FPGA Board & GPU. Simulation results

    ₹10169 (Avg Bid)
    ₹10169 Avg Bid
    2 bids

    VHDL implemented in altera de2 board

    ₹23823 (Avg Bid)
    ₹23823 Avg Bid
    5 bids

    Our group wants to implement a game using altera de2 cyclone ii board. Please see the attached file for the details of the game to be implemented.

    ₹5547 (Avg Bid)
    ₹5547 Avg Bid
    3 bids

    A very simple processor is designed, need to write vhdl codes(few components already written) for it and implement the microprogrammed Control unit.

    ₹1778 (Avg Bid)
    ₹1778 Avg Bid
    4 bids

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    ₹6258 (Avg Bid)
    ₹6258 Avg Bid
    5 bids