Verilog / VHDL Jobs

Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Hire Verilog / VHDL Designers

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    23 jobs found, pricing in INR

    I need 32 x 32 bit logisim multiplier using one of this shemas

    ₹6763 (Avg Bid)
    ₹6763 Avg Bid
    2 bids
    Create a Design 6 days left

    I need a logo design for one of my projects for more info please inbox me

    ₹1439 (Avg Bid)
    ₹1439 Avg Bid
    39 bids

    I need you to develop some software for me. I would like this software to be developed for Windows.

    ₹3237 (Avg Bid)
    ₹3237 Avg Bid
    4 bids
    linux build for zynq board 6 days left
    VERIFIED

    https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18841738/Getting+Started [login to view URL] (Petalinux) Linux build and application development for simple LED blink project. Someone with good FPGA/SoC embedded development experience.

    ₹12970 (Avg Bid)
    ₹12970 Avg Bid
    3 bids
    router design 6 days left
    VERIFIED

    Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design

    ₹1505 - ₹12544
    ₹1505 - ₹12544
    0 bids
    Analog cmos VLSI Design 6 days left
    VERIFIED

    Full custom design of Sense Amplifier Half-Buffer for asynchronous VLSI Design.

    ₹14959 (Avg Bid)
    ₹14959 Avg Bid
    2 bids

    Hi, I need FPGA HCS08 Expert we will be using HCS08 DE1 MicroController. more details i will share in chat box. please if you have experience relegated to this bid. thanks.

    ₹12518 (Avg Bid)
    ₹12518 Avg Bid
    5 bids

    Need to build design in FPGA board

    ₹12302 (Avg Bid)
    ₹12302 Avg Bid
    6 bids

    VHDL Circuit Design and Simulation

    ₹11871 (Avg Bid)
    ₹11871 Avg Bid
    18 bids
    General purpose regester 5 days left
    VERIFIED

    complete the design of a simple general purpose processor using Xilinx ISE Schematic Capture.

    ₹14173 (Avg Bid)
    ₹14173 Avg Bid
    8 bids

    finite-state synchronous machines mealy and moore machine for given task, using Intel Quartus.

    ₹13022 (Avg Bid)
    ₹13022 Avg Bid
    15 bids

    Hello, I need to create a project in VHDL: a simple operations calculator (addition, subtraction, multiplication, and division). The result have to be displayed on the PmodCLP I need this to implement on the board NEXYS 4, Artix 7 FPGA. The VHDL code should be developed in Xilinx ISE. I would need the documentation. Also include as many comments as you can about what is going on so that I can...

    ₹15108 (Avg Bid)
    ₹15108 Avg Bid
    3 bids

    Hello, I need to create a project in VHDL: a simple operations calculator (addition, subtraction, multiplication, and division). The result have to be displayed on the PmodCLP I need this to implement on the board NEXYS 4, Artix 7 FPGA. The VHDL code should be developed in Xilinx ISE. I would need the documentation. Also include as many comments as you can about what is going on so that I can...

    ₹15827 (Avg Bid)
    ₹15827 Avg Bid
    8 bids

    We plan to use the Sny IMX420 imager, the Framos IP Core and a Xilinx FPGA. Looking for a vision software freelancer with experience in these technologies. Vivado 2018 or later.

    ₹3813 / hr (Avg Bid)
    ₹3813 / hr Avg Bid
    10 bids

    The first installment of the project dealt with the capability to simulate the actions of four very simple gate types, an INV gate, an AND gate, an OR gate and an XOR (exclusive or) gate. The second installment extended that capability by describing the simple logic gates using Verilog, but the Verilog was restricted to descriptions of circuits which only contained a single gate. For the third ins...

    ₹4409 (Avg Bid)
    ₹4409 Avg Bid
    12 bids

    *CHEAPEST BID WILL WIN* I need someone to code an interface for a game similar to minesweeper in MIPS. The logic and everything is provided, all I need someone is to complete the interface. This sounds very complicated but it's an easy job, and that's why this comes under micro project. Files and more details will be provided over chat.

    ₹3094 (Avg Bid)
    ₹3094 Avg Bid
    3 bids
    Project in system verilog 2 days left
    VERIFIED

    Build a project using system verilog

    ₹13669 (Avg Bid)
    ₹13669 Avg Bid
    12 bids

    finite-state synchronous machines mealy and moore machine for given task.

    ₹9353 (Avg Bid)
    ₹9353 Avg Bid
    21 bids

    Need to investigate the latches, flip-flops and the registers in VHDL laboratory work

    ₹4952 (Avg Bid)
    ₹4952 Avg Bid
    10 bids

    digital Alarm clock. I need it for my final project. Please let me know if anyone can do it in 20$. Lowest bit will be rewarded.

    ₹3813 (Avg Bid)
    ₹3813 Avg Bid
    11 bids

    I need it for my final project. Please let me know if anyone can do it in 20$. Lowest bit will be rewarded.

    ₹2014 (Avg Bid)
    ₹2014 Avg Bid
    7 bids

    This Project is to investigate latches, flip-flops and registers. VHDL -- Quartus Prime Lite 18.1 Quartus.

    ₹1052 (Avg Bid)
    ₹1052 Avg Bid
    3 bids

    PCle, ethernet , UVM, System Verilog

    ₹14388 (Avg Bid)
    ₹14388 Avg Bid
    2 bids