Completed

synopsis testing and verification of a Sdram ddr along with fpga verification

Awarded to:

vlsirajagopal

A proposal has not yet been provided

$555 USD in 20 days
(6 Reviews)
3.7

4 freelancers are bidding on average $333 for this job

hungfreelancer

I have 10 years of experiences in design and verifying using Verilog/SystemVerilog HDL. I need to improve my freelancer account, so that please choose me. Best Regards

$277 USD in 7 days
(2 Reviews)
1.7
Arkabrata

I have worked with PLCs, FPGAs, robotic arms, etc. I have a high knowledge of Matlab, Python, Simulink, C/C++, mikroC, PLC proramming: LD, ST, FBD/CFC, SFC and IL, UsborNexus/Nexway. Relevant Skills and Experience PLC More

$250 USD in 10 days
(1 Review)
1.4
$250 USD in 10 days
(0 Reviews)
0.0