Development of the WebP image compression algorithm in an FPGA as embedded system

€30-250 EUR

In Progress

Posted

over 10 years ago

€30-250 EUR

Paid on delivery

ALL FILES ARE ATTACHED Essay Language : English Dissertation Chapter Size : 80 pages Deadline : 07/11/2013 Faculty: : Electronics and Computer Engineering Essay Tittle : Development of the WebP image compression algorithm in an FPGA as embedded system Subject Title : Embedded systems Details : The development must be done using the VHDL programming language and fully functional in Xilinx FPGA platforms, such as Spartan, Virtex, Zinq, using the Xilinx IDE and EDK suit. It should be fully developed for parallel process of data. Speed measurement and comparison to the JPEG standard for size and compression speed. Required Block diagram, Development process and Code (not counted in pages).

Verilog / VHDL

Project ID: 4909872

About the project

5 proposals

Remote project

Active 11 yrs ago

Looking to make some money?

Email address

Benefits of bidding on Freelancer

Set your budget and timeframe

Get paid for your work

Outline your proposal

It's free to sign up and bid on jobs

Awarded to:

@ahmedmohamed85

Dear sir, I have more than 5 years experience in digital design using vhdl

€611 EUR in 38 days

5.0

(37 reviews)

6.1

5 freelancers are bidding on average €468 EUR for this job

@zeshannaseer

Hi I can do it if you want it in verilog.

€333 EUR in 20 days

5.0

(5 reviews)

4.0

@avinash2000

I understood your requirements and have good work experience in Verilog and VHDL designs.

€288 EUR in 15 days

0.0

(0 reviews)

0.0

@WaqasRaazi

Hi. EE with extensive experience in FPGA programming. I can help you in this project. But your budget is insufficient for accomplishment of this project. regards

€888 EUR in 20 days

0.0

(0 reviews)

0.0

@khanhln

Hi, I'm an experience FPGA designer which use Verilog/VHDL frequently. I surely can provide correct and clean VHDL code for you. Do you need paper writing service, too?

€222 EUR in 15 days